AND logic gate timing diagram